

10072 U.S. PRO  
10/023910  
12/18/01

JCE1089

P

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10023910	FILING DATE 12/18/2001	CLASS 438	SUBCLASS 0	GAU 2825	EXAMINER V. Y. J. K. W.
----------------------	---------------------------	--------------	---------------	-------------	----------------------------

**\*\*APPLICANTS:** Solomon Glenn; Miller David; Ueda Tetsuzo;

**\*\*CONTINUING DATA VERIFIED:** yes VY  
THIS APPLICATION IS A DIV OF 09/293,620 04/10/1999

**BEST AVAILABLE COPY**

**FOREIGN APPLICATIONS VERIFIED:**

PG-PUB DO NOT PUBLISH ☐ RESCIND ☐

Foreign priority claimed ☐ yes ☒ no  
35 USC 119 conditions met ☐ yes ☒ no

Verified and Acknowledged Examiners's Initials

ATTORNEY DOCKET NO.  
CBL-104/DIV

TITLE : Dual process semiconductor heterostructures

U.S. DEPT. OF COMMERCE, TM, PTO-430 (Rev. 12-94)

<b>NOTICE OF ALLOWANCE MAILED</b>		<b>CLAIMS ALLOWED</b>	
		Total Claims 12	Print Claim for O.G. 1
<b>ISSUE FEE</b>		<b>DRAWING</b>	
Amount Due	Date Paid	Sheets Drwg. 5	Figs. Drwg. 8
		Print Fig. 46	
<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>		<b>Application Examiner</b>	
		<b>PREPARED FOR ISSUE</b>	
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)